創惟科技-ASIC BUSINESS
SOLUTIONS
ASIC Design Service
Production Service
SILICON IP
Interface IP
Image IP
Foundation IP
IP Customization
BUSINESS MODELS
Flexible Business Model
PRESS CENTER
Press Release
ABOUT US
Genesys Overview
Leadership
Partner
Contact Us
X
Product Search
EN
繁中
简中
From SerDes IP
to ASIC Excellence-
Your Silicon Partner
From SerDes IP
to ASIC Excellence-
Your Silicon Partner
USB 3.2 PHY
HOME
SILICON IP
Interface IP
Show Categories
Interface IP
Image IP
Foundation IP
IP Customization
Highlights
Designed for TSMC 22nm/55nm process node
Supports SuperSpeed 20/10/5 Gbps data rate and is backward compatible with USB2.0 data rates
Interges high-speed and mixed-signal circuitry designed to PIPE and UTMI+ specifications
Can be used in USB Device, Hub and Host applications
Supports the
USB Type-C connector standard
Designed for easy integration with GL USB3.2 building blocks/ controllers
Target applications
Consumer electronics
Edge devices
All products related to USB SerDes
Techonology
TSMC 22nm/55nm process
Overview
The GL USB3.2 PHY IP provide designers with a complete physical (PHY) layer IP solution for consumer applications such as digital cameras, edge devices, media players and other consumer electronics requiring high-throughput USB capabilities. The GL USB3.2 PHY IP also supports the reversible USB Type-C connector. The GL USB3.2 PHY IP offers a small die size with low power consumption.
The GL USB3.2 PHY IP implement the latest USB-C specifications from the USB Implementer’s Forum (USB-IF). Architected for the industry’s most advanced 0.9V process technologies, the GL USB3.2 PHY IP are designed with features created to minimize effects due to variations in foundry process, device models, packages, and board parasitics. The GL USB3.2 PHY IP build on years of customer success with GL’s silicon-proven GL USB3.2 product line, which has been ported to many process nodes. When combined with GL’s digital controllers and building blocks, the GL USB3.2 PHY IP provides a complete solution for low- power, small die area requirements in advanced system-on-chip (SoC) designs.
Key Features
GL USB3.2 PHY IP supports USB Type-C reversible connectors
Integrated includes transmitter, receiver, regulator, PLL, digital core, and ESD I/O pads in PHY hard macro
Built-In Self-Test (BIST) features for efficient production testing and debug capabilities
USB 3.2 Features
20 Gbps SuperSpeed data transmission rate
PIPE-compliant SuperSpeed USB 3.2 transceiver interface
Supports SuperSpeed power save modes U1, U2, and U3
USB 2.0 Features
480 Mbps High-Speed, 12 Mbps Full-Speed, and 1.5 Mbps Low-Speed data rate
UTMI+ interfaces
Supports suspend, resume, and remote wakeup
Back