ASIC Design Service

01Design For Testability

Provides a complete DFT solution including RAM/ROM BIST, DC/AC Scan, Logic BIST, ATPG, and boundary scan (JTAG) to achieve high test coverage.

02Physical Backend Design

Delivers final chip layouts with competitive turnaround time (TAT) through optimization and enhancement of customer designs.