Warning: mkdir(): File exists in /home/httpd/vhosts/gl-asic.com/httpdocs/module/base/cache.php on line 9
GENESYS LOGIC ASIC BUSINESS
Interface IP
  1. HOME
  2. SILICON IP
  3. Interface IP

01USB4 PHY

Provides Gen3x2 link capability for USB4 platforms up to 40 Gb/s.
Learn More

02USB 3.2 PHY

Provides Gen1/ Gen2/ Gen2x2 operation for SuperSpeed links up to 20 Gb/s.
Learn More

03USB 2.0 PHY

Provides HS/FS connectivity with a UTMI+ interface.
Learn More

04PCIe 2.0/ 3.0 PHY

Provides per-lane operation at 2.5/5.0/8.0 GT/s.

05DisplayPort 2.1 Main-Link PHY

Provides RBR/ HBR/ HBR2/ HBR3 and UHBR10/13.5 line rates per lane.

06USB Power Delivery (PD) Controller

Provides Type-C port control and PD 3.1 power-policy management with integrated BMC PHY.

07MIPI D-PHY (RX)

Provides a D-PHY v1.0-compliant receive physical layer up to 1.0 Gb/s per lane.
Learn More

08SDIO 3.0 (UHS-I) I/O Macro IP

Provides single-ended UHS-I signaling for SDIO interfaces.

09SD 4.0 (UHS-II) PHY

Provides differential UHS-II signaling for high-speed SD interfaces.